



## Latch sincroni e flip-flop

Prof. Alberto Borghese Dipartimento Informatica

borghese@di.unimi.it

Università degli Studi di Milano

Riferimento Patterson: sezioni B.7 & B.8.

A.A. 2022-2023 1/47 http://borghese.di.unimi.it/



#### Sommario





 $http: \hspace{-0.05cm} \ \ \, | borghese.di.unimi.it \rangle$ 


Latch sincroni SR


Latch sincroni D


Flip-flop
























### Tabella della verità e tabella di transizione






TQ	SC = 00	SC = 01	SC = 10	SC = 11
00	0	0	0	0
01	1	1	1	1
10	0	<b>\</b> 0	1	X
11	1	Ø	1	X
	•			,

Q è l'uscita del latch: stato presente.

Q\* è il valore dell'uscita al tempo successivo: stato prossimo.

http://borghese.di.unimi.it/

Q\* = f(S,C,Q,T)



## Tabella della verità - I



Q\*=TQSC+TQSC+TQSC+TQSC+TQSC+

TQSC =

11/47

= TQC+TQSC +TQC+TSC =

= TQ + TQSC + TSC =

TSC = 1 -> Q\*=0

Status quo 




## Circuito SOP semplificata



	TQ	SC = 00	SC = 01	SC = 10	SC = 11
	00	0	0	0	0
	01	1	1	1	1
Ī	10	0	0	1	X=0
	11	1	0	1	X=0

$$Q^* = \frac{\phantom{0}}{TQ} + \frac{\phantom{0}}{T(QSC} + \frac{\phantom{0}}{SC})$$



A.A. 2022-2023

13/47

http:\\borghese.di.unimi.it\

100 mg					_		
A	T	Q	s	С	Q*	Tabella	a
SISHIN	0	0	0	0	0		
	0	0	0	1	0		
	0	0	1	0	0	TQ	
	0	0	1	1	0	1Q ——	Ĺ
	0	1	0	0	1	00	
	0	1	0	1	1	01	
	0	1	1	0	1	10	
	0	1	1	1	1	11	
	1	0	0	0	0		
	1	0	0	1	0	Q*=TQSC+1	TQ
	1	0	1	0	1	+TQSC + T(	QS(
	1	0	1	1	X = 1	$ = \frac{-}{TQC + TQ} $	SC
	1	1	0	0	1	= 1QC+1Q	,SC
	1	1	0	1	0		_
	1	1	1	0	1	$= \overline{TQ} + \overline{TQS}$	SC+
	1	1	1	1	X = 1	•	
A.A. 2022-2	2023	'	'		•	14/47	

## Tabella della verità - II



$Q^* = f(S,C,Q,\mathbf{T})$				
TQ	SC = 00	SC = 01	SC = 10	SC = 11
00	0	0	0	0
01	1	1	1	1
10	0	0	1	X=1
11	1	0	1	X=1

Q\*=TQSC+TQSC+TQSC+TQSC+TQSC+

$$TQSC + TQSC + TQSC + TQSC = Cf. Latch$$

$$= TQC + TQSC + TQC + TSC + TSC = TQ + T(QSC + S)$$

$$= TQ + TQSC + TS = TQ + T(QSC + S)$$

Status quo (Memory)

http:\\borghese.di.unimi.it\



#### Sommario




http:\\borghese.di.unimi.it\


Latch sincroni SR


Latch sincroni D

Flip-flop

A.A. 2022-2023 15/47









#### Tabella delle transizioni




$$Q^* = f(T,Q,D)$$

TQ	$\mathbf{D} = 0$	<b>D</b> = 1
00	0	0
01	1	1
11	0	1
10	0	1


La funzione logica corrispondente è:

$$Q* = TD + TQ$$



Q è l'uscita del latch: stato presente.


Q\* è il valore dell'uscita al tempo successivo: stato prossimo.




Come mai qui non si verifica la situazione S'=C'=1?


A.A. 2022-2023


 $Q^* = D$ 




19/47












#### I bistabili



- Elementi di memoria (latch)
  - Sincroni
  - A-sincroni
- "Cancelli" (flip-flop)


A.A. 2022-2023 25/47 http:\\borghese.di.unimi.it\





## Shift register





#### Registro a scorrimento (shift register o barrel shifter).

- •Un unico ingresso I e un'unica uscita U.
- •In presenza di un segnale attivo (clock alto), il contenuto viene spostato verso dx di una posizione (e.g. operazione di shift).
- •Il valore contenuto nell'elemento più a dx dove va?
- Qual'è il problema con l'utilizzo dei latch sincroni?




A.A. 2022-2023

27/47

http:\\borghese.di.unimi.it\

# Shift register con i latch (i problemi)





Fotografiamo la situazione iniziale:

- Clock basso
- $Q_3 = Q_2 = Q_1 = 0$  $D_3 = 0$

Shift di 1 posizione:


$$\mathbf{D}_2 = \mathbf{Q}_3$$


 $D_1 = Q_2$ 


A.A. 2022-2023


28/47


http:\\borghese.di.unimi.it\








































#### Configurazione master-slave




- Semi-periodo di clock alto:
  - Il master è trasparente: uscita del latch master = ingresso.
  - Lo slave è "opaco" -> mantiene l'uscita.
  - Lo slave è "disaccoppiato" dal latch master.
    - · Master e slave possono avere uscita diversa
- · Semi-periodo di clock basso:
  - Il master è opaco: l'uscita del latch master si mantiene.
  - Il master è "disaccoppiato" dall'ingresso esterno.
  - Lo slave è trasparente: uscita del latch slave = uscita del latch master.
    - Master e slave hanno la stessa uscita











## Sommario



Latch sincroni SR

Latch sincroni D

Flip-flop

A.A. 2022-2023 47/47 http:\\borghese.di.unimi.it\